Fresh PCB Concepts: Cost Stability in a Period of Copper and Gold Volatility
Connect the Dots: The Future of Designing for Reality—Pattern Plating
Beyond the Board: The Benefits of Early PCB Engagement in Aerospace and Defense Programs
Beyond IPC-2152: Creating Technology-specific Current-carrying Capacity Design Charts Using Thermal Modeling
January 29, 2026 | Mike Jouppi, Thermal Management LLCEstimated reading time: 1 minute
Designers commonly size traces using online calculators based on IPC-2221 or IPC-2152 charts, selecting width and thickness for a given current and allowable temperature rise (ΔT). Consideration is given to parallel conductors, although this is not a practical evaluation method for most designs. An important aspect of trace heating, especially groups of traces, is the power dissipated by the conductors. Unfortunately, the power dissipation or a method for accounting for power losses in the traces/conductors or planes is not straightforward.
The thermal design of a PCB must consider all components, their power requirements, board material, board stackup, mounting conditions, environmental conditions, and trace/conductor power losses. PCB thermal analysis considers both steady state and transient conditions. We will discuss steady-state trace heating.
It's a common practice to determine a trace size based on current, steady-state temperature rise, and trace cross-sectional area. The issue is that the IPC chart temperature rise is much higher than what would be found for most designs. Additionally, trace power is not initially assessed, leaving a significant amount of power, especially in high-current designs, to be managed later in the design cycle.
Consider a previous PCB design used to create design charts for that PCB technology. A process for creating technology-specific design charts (TSDC) can be used to develop conductor sizing design charts that account for all PCB thermal design parameters. This provides a lot of new insights into your board technology. This process for generating PCB-specific current-capacity charts is documented in U.S. Provisional Patent 63/875,465.
It’s possible to evaluate the varying current-carrying capability around different areas of the board that have more or less copper. Design charts can be made for many different environmental conditions, such as on a lab bench or for worst-case operating conditions. A previous design is not necessary; it simply minimizes iterations and provides the designer with a lot more useful information.
To continue reading this article, which originally appeared in the January 2026 I-Connect007 Magazine, click here.
Share on:
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
American Standard Circuits Manufactures IC Substrate Designs Featuring 5–7 Stacked Microvias
02/13/2026 | American Standard CircuitsAmerican Standard Circuits (ASC), a leading U.S. manufacturer of advanced printed circuit board solutions, has successfully manufactured and shipped multiple IC substrate designs incorporating 5 to 7 stacked microvias using the company’s advanced Ultra High Density Interconnect (UHDI) manufacturing platform.
Astera Labs Opens Israel Design Center to Boost AI Connectivity Expansion
02/13/2026 | Astera Labs, Inc.Astera Labs, Inc., a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, announced a significant expansion of its global engineering operations with the establishment of an advanced research and development center in Israel.
EIPC Winter Conference Review: From Innovation to Qualification
02/13/2026 | Pete Starkey, I-Connect007Refreshed after a reasonably early night and a restful sleep, delegates dutifully re-assembled for Day 2 and Session 4 of EIPC’s Winter Conference in Aix-en-Provence on Feb. 4, “Driving the Future: Innovation, Energy, and Sustainability in PCB Technology.” The theme of this session, moderated by EIPC board member Martyn Gaudion, CEO of Polar Instruments, was “From innovation to qualification: New materials, processes and applications.” His first speaker was Steve Driver, whose presentation was entitled “Ideation > Certification > Qualification > Integration” and subtitled “The journey of a disruptor.”
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
02/13/2026 | Michelle Te, I-Connect007This week, I’ve taken some extra time to better learn some video and photo editing software programs we use at I-Connect007. You’ll want to check out my LinkedIn video to see how I brought my avatar to life for this week’s must-reads! The items I’m highlighting this week are also about learning something new, from Pete Starkey’s thorough three-day review of the EIPC Winter Conference in Aix-en-Provence, France, to what’s on the horizon for advanced electronics packaging. I also share details about the new Design Village at APEX EXPO 2026, preview a new column from Remtec’s Chandra Gupta, and discuss why marketing isn’t a one-and-done deal.
Proper Plane Design Techniques
02/12/2026 | I-Connect007 Editorial TeamContinuing our discussion from the November issue of Design007 Magazine on proper plane design, Kris Moyer, an instructor for the Global Electronics Association, shares techniques he teaches his PCB design students to use. When it comes to plane design, there are several challenges with modern high-speed designs. Planes, or more specifically, mirror/return paths, are critical to proper controlled impedance transmission line design. Additionally, to mitigate high-speed switching “noise,” the use of planar capacitance is now necessary and critical.