-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Estimated reading time: 1 minute

Contact Columnist Form
Connecting the Dots: The CAD Library, Part 2
Padstacks
When we left off last month, we were using the simple example of a capacitor connected to vias, which are the plated holes that connect conductive layers together. Let’s take a quick look at plated holes, because they can also be stored as library parts.
Holes of various diameters will be needed for vias. Vias will be used for circuit board mounting holes, for leaded components and for SMT components that require holes for alignment pins or for additional mechanical support.
The elements for a plated hole are created using the same method as the surface mount capacitor in the previous example, with the addition of a drilled-hole definition. We won’t need anything on the silkscreen layers, but we will need an opening in the top and bottom solder mask layers. We also need a conductive shape for the surface layers, usually round instead of rectangular, and we may also need round pads on the internal signal layers.
You may prefer different diameters on different layers, an approach that most CAD systems support. Plane layers are treated differently than signal layers, because if the plated hole is connected to the plane we will often use a shape that will provide thermal relief (we’ll cover thermal relief later), but if it is not connected to the plane we need to add a clearance diameter. As vias or other plated hole types are used in the design, the CAD software will assign connection or clearance shapes automatically, as needed.
Read the full column here.Editor's Note: This column originally appeared in the August 2013 issue of The PCB Design Magazine.
More Columns from Various Archived Columns
Slash Sheet Chaos: Is What You See, What You Get?Moisture in Materials: Avoiding Process Gremlins
Material Witness: Beat the Heat--A Non-Math Intro to Thermal Properties
Material Witness: Considerations in Using TC Materials for PWBs
Material Witness: Are Your Materials Up to the Challenge?
Material Witness: Thermal Oxidation of Materials, Part I
Material Witness: Thermal Oxidation of Materials, Part II
Material Witness: R.I.P. Speedboard C