Are Guard Traces Worth It?


Reading time ( words)

By definition, a guard trace is a trace routed coplanar between an aggressor line and a victim line. There has always been an argument about whether to use guard traces in high-speed digital and mixed signal applications to reduce the noise coupled from an aggressor transmission line to a victim transmission line.

On one side of the debate, the argument is that the guard trace should be shorted to ground at regular intervals along its length using stitching vias spaced at 1/10 of a wavelength of the highest frequency component of the aggressor’s signal. By doing so, it is believed the guard trace will act as a shield between the aggressor and victim traces.

On the other side, merely separating the victim trace to at least three times the line width from the aggressor is good enough. The reasoning is that crosstalk falls off rapidly with increased spacing anyway, and by adding a guard trace, you will already have at least three times the trace separation to fit it in.

Read the full column here.


Editor's Note: This column originally appeared in the April 2013 issue of The PCB Design Magazine.

Share




Suggested Items

HyperLynx: There’s an App for That

08/05/2022 | I-Connect007 Editorial Team
I recently spoke with Todd Westerhoff, product marketing manager for signal integrity software tools at Siemens. We discussed a new capability called HyperLynx Apps that offers a new take on traditional signal and power integrity analysis, and how that fits in with the Siemens plan to put SI and PI tools into the hands of more designers early in the design cycle.

Webinar Review: Thermal Integrity of High-Performance PCB Design

08/01/2022 | Andy Shaughnessy, Design007 Magazine
Electrical and mechanical engineers may be working on the same product development teams, but they speak different languages, and they have completely different objectives. As a result, these folks almost never use the same software tools. But Cadence’s new Celsius Thermal Solver is an exception to the rule. In a new CadenceTECHTALK webinar, “How Static and Dynamic IR Drop Analysis Can Help PCB Designs and Challenges,” product manager Melika Roshandell and SerDes SI/PI engineer Karthik Mahesh Rao explain how the EE and ME can both use the Celsius Thermal Solver to achieve their disparate objectives.

Book Excerpt: 'An Introduction to The Printed Circuit Designer’s Guide to… Stackups'

10/06/2022 | I-Connect007
To give readers a sample of 'The Printed Circuit Designer’s Guide to... Stackups—The Design within the Design,' by Bill Hargin, we are providing the book's introduction. He writes, "Another book about stackups? If you’re asking this question, I’d like to know the book you’re thinking of, as I was looking for it a few years back. I have a pretty good PCB signal integrity (SI) library, and I’ve only found one chapter on stackup design so far."



Copyright © 2022 I-Connect007 | IPC Publishing Group Inc. All rights reserved.